|
Kewal K. Saluja
Professor
| Home : Faculty and Instructional Staff : | |
| Kewal K. Saluja |
| 4611 Engineering Hall 1415 Engineering Drive Madison, WI 53706 |
 |
Tel: 608/262-6490 Fax: E-mail: saluja@engr.wisc.edu |
My general research interests are test generation and testable and reliable design of digital systems. In my research I make extensive use of VLSI CAD and analysis tools. The research involves modeling of faults, designing digital circuits, test generation, design modification for enhancing testability, built-in self-testing designs, and test scheduling to optimize the test time under various constraints.
I am investigating techniques to make the test generation and fault simulation process efficient for both combinational and sequential circuits. In the area of built-in self-test, I am interested in both logic BIST as well as BIST for memory and other regular structures.
Much of my work is performed using facilities of the VLSI digital system laboratory. The laboratory houses a number of workstations and PC.
|
|
Date last modified: 02-Feb-2012 Content by: saluja@engr.wisc.edu Accessibility Web services Copyright 2011 The Board of Regents of the University of Wisconsin System |