| Home : Faculty and Instructional Staff : | |
| Nam Sung Kim |
| 3627 Engineering Hall 1415 Engineering Drive Madison, WI 53706-1691 |
Tel: 608/890-2616 Fax: 608/262-1267 E-mail: nskim3atwiscdotedu |
1. Kriszitan Flautner, Nam Sung Kim, Steven Martin, David Blaauw, and Trevor Mudge, “Drowsy Caches: Simple Techniques for Reducing Leakage Power,” in Proc. of IEEE/ACM Int. Symp. on Computer Architecture (ISCA), pp. 148-157, May 2002. (cited by 583 as of Jan. 24, 2012).
2. Nam Sung Kim, Todd Austin, David Blaauw, Trevor Mudge, Kriszitan Flautner, Jie S. Hu, Mary Jane Irwin, Mahmut Kandemir, and Vijaykrishnan Narayanan, “Leakage Current — Moore’s Law Meets Static Power,” IEEE Computer, vol. 36, no. 12, pp. 68-75, Dec. 2003 (cited by 416 as of Jan. 24, 2012).
3. Dan Ernst, Nam Sung Kim, et al., “Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation,” in Proc. of IEEE/ACM Int. Symp. on Microarchitecture (MICRO), pp. 7-18, Dec. 2003. (cited by 444 as of Jan. 24, 2012).
4. Nam Sung Kim, Kriszitan Flautner, David Blaauw, and Trevor Mudge, “Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power,” IEEE Transactions on VLSI Systems, vol. 12, no. 2, pp. 167-184, Feb. 2004. (cited by 116 as of Jan. 24, 2012).
5. Nam Sung Kim, Kriszitan Flautner, David Blaauw, and Trevor Mudge, “Drowsy Instruction Caches — Reducing Leakage Power using Dynamic Voltage Scaling and Cache Sub-bank Prediction,” in Proc. of IEEE/ACM Int. Symp. on Microarchitecture (MICRO), pp. 219-230, Nov. 2002. (cited by 139 as of Jan. 24, 2012).
Selected Awards, Honors and Societies|
Date last modified: 24-Jan-2012 Content by: nskim3atwiscdotedu Accessibility Web services Copyright 2011 The Board of Regents of the University of Wisconsin System |